Hardware/Silicon Validation Engineer
About this role
Responsibilities
Bring up 1st Silicon (eg : PCIe/DRAM/Ethernet โฆ)
Validate all functions of the main IPs(eg : PCIe/DRAM/Ethernet, โฆ)
Evaluate LVCC of the main supply voltage domain & eye opening margin
Enable high speed interface (eg : PCIe/DRAM/Ethernet, โฆ)
Debug issue & find workaround solution for problems
Ensure the reliability and mass-producibility (yield improvement/manufacturability) of an AI accelerator
Customer Technical Support & failure analysis
Feasibility test for SW version up at system level
๏ปฟMinimum Qualifications
Arm Architecture, AMBA BUS, Computer ๊ตฌ์กฐ/Programing ์ดํด
C, python, bash ์ ๊ฐ์ programming language ์ดํด ๋ฐ ํ์ฉ ๋ฅ๋ ฅ
PCB ํ๋ก๋ ์ดํด, ์ ์ ํ๋ก ๊ธฐ๋ณธ : design rule ๋ฑ ์ดํด๋๊ฐ ์์ผ๋ฉด ์ข์
๏ปฟPreferred Qualifications
Linux ํ์ฉ ๋ฅ๋ ฅ (ubuntu) ๋ฐ device driver (Firmware) ๊ตฌํ ๋ฅ๋ ฅ
Firmware Level IP control ๋๋ IP function ๋ฐ ํน์ฑ ์ดํด
Signal & Power Integrity ์ดํด (ODT, Drive Strength, Vref, Setup/Hold Timing margin)
Contact
recruit@furiosa.ai
Frequently Asked Questions
Is the salary disclosed for the Hardware/Silicon Validation Engineer position at furiosa-ai?
Where is the Hardware/Silicon Validation Engineer position at furiosa-ai located?
Is the Hardware/Silicon Validation Engineer role at furiosa-ai full-time or part-time?
Which team or department does the Hardware/Silicon Validation Engineer at furiosa-ai belong to?
How do I apply for the Hardware/Silicon Validation Engineer position at furiosa-ai?
When was the Hardware/Silicon Validation Engineer job at furiosa-ai posted?
You'll be redirected to furiosa-ai's official application page on Ashby ATS.