HDL Design/Verification Engineer (FPGA Simulation)

latticesemi· Engineering
Apply Now ↗
📍 Bayan Lepas, Penang, MYFULL TIME

About this role

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities & Skills

We are seeking an experienced HDL design/verification engineer to design, develop, and enhance the simulation capabilities within Lattice Radiant — Lattice Semiconductor’s official FPGA design tool. You’ll be part of the Lattice Software Radiant team working closely with the hardware developers and QA teams to support simulation flows, help validate new features and ensure seamless integration of simulation engines with Radiant’s toolchain.

 

 

Key Responsibilities:

  • Enable and support simulation workflows for Verilog, VHDL, and SystemVerilog across various Lattice FPGA families.
  • Assist in diagnosing and resolving simulation issues reported by internal developers or users.
  • Validate and test simulation features, waveform viewers, and debug interfaces within Radiant.
  • Contribute to automation scripts and testbench generation tools.
  • Maintain simulation documentation, troubleshooting guides, and user tutorials.

 

Required Qualification:

  • Bachelor’s or Master’s degree in Electronics Engineering, or related field
  • Solid experience with hardware description languages (HDLs) and simulation tools (e.g., Modelsim, Synopsis VCS)
  • Solid understanding of HDL simulation concepts: elaboration, scheduling, waveform generation
  • Solid experience in EDA tool development or FPGA simulation frameworks
  • Familiarity with Lattice Radiant Software, FPGA architectures, and configuration flows
  • Industrial experience in similar field for > 5 years.

 

Preferred Skillsets:

  • Strong analysis and debugging capabilities.
  • Excellent communication and cross-disciplinary collaboration skills.

 

What We Offer:

  • Direct impact on the evolution of FPGA development tools and methodology.
  • Competitive compensation and comprehensive benefits.
  • A highly collaborative and intellectually driven team environment.
  • Supportive cross-geo team environment and technical mentorship.

Frequently Asked Questions

Is the salary disclosed for the HDL Design/Verification Engineer (FPGA Simulation) position at latticesemi?
The salary for this HDL Design/Verification Engineer (FPGA Simulation) role at latticesemi is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Where is the HDL Design/Verification Engineer (FPGA Simulation) position at latticesemi located?
This HDL Design/Verification Engineer (FPGA Simulation) role at latticesemi is based in Bayan Lepas, Penang, MY. The position is listed as on-site or hybrid. Check the full job description or apply directly to confirm the work arrangement.
Is the HDL Design/Verification Engineer (FPGA Simulation) role at latticesemi full-time or part-time?
This is listed as a FULL TIME position. It is posted as a HDL Design/Verification Engineer (FPGA Simulation) role in the Engineering department at latticesemi.
Which team or department does the HDL Design/Verification Engineer (FPGA Simulation) at latticesemi belong to?
This HDL Design/Verification Engineer (FPGA Simulation) position is part of the Engineering department at latticesemi. See the full job description for more information about the team structure and responsibilities.
How do I apply for the HDL Design/Verification Engineer (FPGA Simulation) position at latticesemi?
Click the "Apply Now" button on this page. You will be redirected to latticesemi's official application portal hosted on icims where you can submit your application directly.
When was the HDL Design/Verification Engineer (FPGA Simulation) job at latticesemi posted?
This HDL Design/Verification Engineer (FPGA Simulation) position at latticesemi was posted on Mar 26, 2026. Apply as soon as possible — early applications are often reviewed first.
HDL Design/Verification Engineer (FPGA Simulation)
latticesemi
Apply for this role ↗

You'll be redirected to latticesemi's official application page on icims.