DDR Interface Evaluation Leader

Apply Now ↗
📍 Kodaira📍 Kodaira, , Japan📍 jpFull time

About this role

Company Description

Job Description

【Background of the Recruitment】

As automotive electrification and intelligence continue to advance, automotive SoCs have become a core technology that directly supports vehicle performance and functionality.
The R-Car series has evolved as a large-scale automotive SoC through the advanced integration of a wide range of IPs, including CPU, high‑speed interfaces, memory, AI/video, functional safety, and security.
Within such SoCs, the DDR interface is a critical component that directly impacts system stability and performance.
Ensuring reliable operation through silicon‑level evaluation, margin analysis, and stress testing is essential, particularly as SoCs become more highly integrated and operate at higher performance levels.
We are therefore seeking a technical leader who can leverage hands‑on experience in DDR interface evaluation to work closely with design teams and IP vendors, and lead evaluation activities with sound technical judgment.
This role is expected to contribute to overall development by using evaluation as a starting point to support quality improvement across the SoC.

【Job Description】

  • Lead the technical execution of DDR interface evaluation for automotive SoCs (R-Car series).
     - Target examples include LPDDR4X / 5 / 5X / 6, DDR PHY, and memory‑controller‑related interfaces.
  • Drive silicon and board‑level evaluation, margin analysis, stress testing, and compliance with standards and internal guidelines, ensuring the quality and reliability of the DDR interface.
  • Define and align evaluation strategy, design test items and conditions, and consolidate evaluation results into clear outputs.
  • When issues arise, collaborate with design teams, SoC teams, and IP vendors to perform root‑cause analysis and drive countermeasure planning.
  • Provide technical leadership to evaluation and design members across Japan, India, and Vietnam, clarifying evaluation flow and decision criteria to improve overall quality.

※The full details regarding your position scope as well as any future potential changes in work location and job scope will be provided during the interview process.

Qualifications

【MUST】

  • Hands‑on experience in evaluation or verification of DDR interfaces (e.g., LPDDR4/4X/5).
  • Experience in issue analysis, root‑cause investigation, and countermeasure discussion based on margin testing and stress evaluation.
  • Ability to organize evaluation results and conduct technical discussions and alignment with design teams and stakeholders.
  • Knowledge or experience related to analog behavior and characteristics relevant to DDR interfaces (e.g., DDR PHY, PLL, jitter, noise, SI/PI, power integrity).
  • Ability to collaborate technically in English with design sites in India and Vietnam, as well as IP vendors.

【WANT】

  • Experience leading or co‑leading evaluation activities for DDR PHY, memory controllers, or board‑level DDR interfaces.
  • Experience in measurement and analysis of DDR signals, timing, and power behavior using lab equipment (e.g., oscilloscopes, logic analyzers).
  • Experience coordinating with external IP vendors on technical inquiries, issue alignment, and sharing of evaluation results.
  • Experience in automotive SoC projects or in products requiring high levels of quality and reliability.
  • Interest in expanding contribution beyond DDR evaluation into broader cross‑functional collaboration with design and SoC teams.
  • Japanese language proficiency at a conversational level

Additional Information

If you are interested in this position, please feel free to contact us at the details below:
Recruiter:Masana Ueno

ルネサスは、「To Make Our Lives Easier 」人々の暮らしを楜“ラク”にするずいうPurposeの䞋、組み蟌み半導䜓゜リュヌションを提䟛したす。高品質ずシステムレベルノりハりを兌ね備えた組み蟌み半導䜓のリヌダヌずしお、自動車、産業、むンフラ・IoT分野向けに、ハむパフォヌマンスコンピュヌティング、組み蟌みプロセッシング、アナログコネクティビティ、そしおパワヌを含めた幅広い補品ポヌトフォリオを軞ずした、スケヌラブルで包括的な゜リュヌションを提䟛しおいたす。
 

ルネサスは、30か囜以䞊で22,000 人を超える倚様性あふれる埓業員ず共に、限界に挑戊しながら、デゞタラむれヌションを通じおナヌザ゚クスペリ゚ンスを充実化させ、新たなむノベヌションの時代を切り開いおいきたす。そしお䞖界䞭の人々やコミュニティの未来のために、持続可胜で省゚ネ効果の高い゜リュヌションの開発に党力で取り組み、「To Make Our Lives Easier」を実珟したす。    
 

ルネサスで実珟できるこず
 

  • キャリアをスタヌト、そしおキャリアアップ4぀のプロダクトグルヌプをはじめ、さたざたな郚門においお技術職ずしお、たた幅広いビゞネスの経隓を積むこずができたす。ハヌドりェア、゜フトりェアの専門知識を深めたり、新しいこずにチャレンゞしたりする機䌚がありたす。 
     
  • やりがいずむンパクトのある仕事をする 革新的な補品ず゜リュヌションの開発に関わるこずにより、䞖界䞭のお客様のニヌズに応えるず同時に、人々の生掻をより䟿利で安党か぀安心なものにするこずに貢献できたす。
     
  • 「りェルビヌむング」に焊点を眮いた環境で最倧限に胜力を発揮するルネサスでは、リモヌトワヌク制床などによる柔軟な勀務䜓制づくり、たた埓業員リ゜ヌスグルヌプの積極的な掻動をサポヌトするなど、むンクルヌシブな職堎環境構築を目指しおいたす。埓業員を第䞀に考えたカルチャヌずグロヌバルなサポヌト䜓制が、入瀟埌すぐに掻躍できる環境を提䟛したす。 

 

自分の力で成功を掎み、キャリアを築く準備はできおいたすか 

ルネサスで䞀緒に未来を圢づくっおいきたしょう。

圓瀟では、ハむブリッド勀務モデルを採甚しおおり、埓業員は週に2日間リモヌトワヌクを行うこずができたす。同時に、残りの日はチヌムずしおオフィスに集たり、協働を匷化しおいたす。出瀟指定日は火曜日から朚曜日で、むノベヌション、コラボレヌション、そしお継続的な孊習に取り組む日ずしおいたす。

Videos To Watch

Frequently Asked Questions

Is the salary disclosed for the DDR Interface Evaluation Leader position at renesaselectronics?
The salary for this DDR Interface Evaluation Leader role at renesaselectronics is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Where is the DDR Interface Evaluation Leader position at renesaselectronics located?
This DDR Interface Evaluation Leader role at renesaselectronics is based in Kodaira, Kodaira, , Japan, jp. The position is listed as on-site or hybrid. Check the full job description or apply directly to confirm the work arrangement.
Is the DDR Interface Evaluation Leader role at renesaselectronics full-time or part-time?
This is listed as a Full time position. It is posted as a DDR Interface Evaluation Leader role at renesaselectronics.
How do I apply for the DDR Interface Evaluation Leader position at renesaselectronics?
Click the "Apply Now" button on this page. You will be redirected to renesaselectronics's official application portal hosted on smartrecruiters where you can submit your application directly.
When was the DDR Interface Evaluation Leader job at renesaselectronics posted?
This DDR Interface Evaluation Leader position at renesaselectronics was posted on Apr 2, 2026. Apply as soon as possible — early applications are often reviewed first.
DDR Interface Evaluation Leader
renesaselectronics
Apply for this role ↗

You'll be redirected to renesaselectronics's official application page on SmartRecruiters.