Digital Verification Engineer
About this role
Company Description
Mindlance is a national recruiting company which partners with many of the leading employers across the country. Feel free to check us out at http://www.mindlance.com.
Job Description
Ā· 3years minimum experience and working knowledge of Object-Oriented SystemVerilog principles using UVM/OVM/VMM methodologies.
Ā· Extensive hand on experience in verifying digital blocks, building UVM based TB, writing UVM sequences, constraint-random testcases, using regModel (UVM_REG) API, drivers, monitors, scoreboard, functional coverage, assertions (SVA), simulations, regression, debug, bug reporting/tracking.
Ā· Experience in debugging RTL & Gate level simulations
Ā· Part of multiple tapeouts with high quality verification.
Qualifications
Ā· Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering or equivalent experience
Additional Information
To discuss on this opportunity feel free to reach Praveen and My Number is 732-630-6121. Thanks
Frequently Asked Questions
Is the salary disclosed for the Digital Verification Engineer position at mindlance2?
Where is the Digital Verification Engineer position at mindlance2 located?
Is the Digital Verification Engineer role at mindlance2 full-time or part-time?
How do I apply for the Digital Verification Engineer position at mindlance2?
When was the Digital Verification Engineer job at mindlance2 posted?
You'll be redirected to mindlance2's official application page on SmartRecruiters.