Senior Verification engineer
About this role
Hi,
Title: Lead / Senior Verification engineer
Location: San Jose, CA / Santa Clara, CA
Duration: 6+ Months
Rate: $OpenSkills: UVM and System Verilog
Requirement:.
⢠5+ or more years of proven experience on ASIC / SoC / IP Verification.
⢠Strong experience in SystemVerilog and UVM verification methodologies
⢠Proficiency in Object Oriented programming, computer architecture and data structures
⢠Strong analytical/problem solving skills and pronounced attention to details
⢠Strong interpersonal and communication skills
⢠Must be comfortable working across geographies
Note: If interested please send your updated resume and include your rate requirement along with your contact details with a suitable time when we can reach you. If you know of anyone in your sphere of contacts, who would be a perfect match for this job then, we would appreciate if you can forward this posting to them with a copy to us.
We look forward to hearing from you at the earliest!
Ajith Kumar |Sourcing Expert
TWO95 International Inc,
( (+1) 856 528 3312 Ext 1244* Ajith.kumar@two95intl.com
https://www.linkedin.com/in/ajith-kumar-5b3229160/
1101, N Kings Hwy, Suite #200 Cherry Hill ,NJ 08034.
Frequently Asked Questions
Is the salary disclosed for the Senior Verification engineer position at uBLbLticQ1T2pGzVbXvnAu?
Where is the Senior Verification engineer position at uBLbLticQ1T2pGzVbXvnAu located?
Is the Senior Verification engineer role at uBLbLticQ1T2pGzVbXvnAu full-time or part-time?
Which team or department does the Senior Verification engineer at uBLbLticQ1T2pGzVbXvnAu belong to?
How do I apply for the Senior Verification engineer position at uBLbLticQ1T2pGzVbXvnAu?
When was the Senior Verification engineer job at uBLbLticQ1T2pGzVbXvnAu posted?
You'll be redirected to uBLbLticQ1T2pGzVbXvnAu's official application page on workable.