Principal Logic Design Engineer

alteraยท 844 Altera Semiconductor Technology India Pvt. Ltd.
Apply Now โ†—
Full time844 Altera Semiconductor Technology India Pvt. Ltd.

About this role

Job Details:

Job Description:

Altera, a leader in programmable solutions from cloud to edge, delivers cutting-edge FPGA, CPLD, and IP technologies. We are driving innovation in high-speed connectivity, AI acceleration, and next-generation data infrastructure. Our mission is to empower engineers to design and deploy advanced systems with unmatched flexibility and performance.

We are seeking a talented Logic Design Engineer to develop and optimize mixed-signal and high-speed IPs for integration into full-chip designs.

Key Responsibilities:

1. Participate in design development tasks throughout the IP development flow.

2. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP.

3. Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs.

4. Applies various strategies, tools, and methods to write RTL and optimize the logic to quality the design to meet the IP release requirement.

5. Involve in design example creation, simulation example creation, IP integration and release process.

6. Involve in IP design example brings up on hardware, hardware verification and failure debugging.

Qualifications:

1. 15+ years' experience with bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.

2. Experience in System Verilog, VCS/Synopsys simulators, Lint and Synthesis

3. Experience in programming with C/C++/Perl/Python/TCL/Unix Shell script

4. Experience in FPGA design and programming is a plus.

5. Experience in RTL validation is a plus.

6. Ability to work with different teams, good communication and problem-solving skills.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

New Delhi, India (Remote)

Additional Locations:

Bengaluru, Karnataka, India

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Frequently Asked Questions

Is the salary disclosed for the Principal Logic Design Engineer position at altera?
The salary for this Principal Logic Design Engineer role at altera is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Is the Principal Logic Design Engineer job at altera remote?
Yes, this Principal Logic Design Engineer position at altera is remote, with team members based in 2 Locations, Bengaluru, Karnataka, India, New Delhi, India (Remote). You can work from home or anywhere in the supported regions.
Is the Principal Logic Design Engineer role at altera full-time or part-time?
This is listed as a Full time position. It is posted as a Principal Logic Design Engineer role in the 844 Altera Semiconductor Technology India Pvt. Ltd. department at altera.
Which team or department does the Principal Logic Design Engineer at altera belong to?
This Principal Logic Design Engineer position is part of the 844 Altera Semiconductor Technology India Pvt. Ltd. department at altera. See the full job description for more information about the team structure and responsibilities.
How do I apply for the Principal Logic Design Engineer position at altera?
Click the "Apply Now" button on this page. You will be redirected to altera's official application portal hosted on workday where you can submit your application directly.
Principal Logic Design Engineer
altera
Apply for this role โ†—

You'll be redirected to altera's official application page on Workday.